

WORLD INTELLECTUAL PROPERTY ORG International Bureau



"INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: G09G 3/30, G09F 9/33

A2

(11) International Publication Number:

WO 99/65011

(43) International Publication Date:

16 December 1999 (16.12.99)

(21) International Application Number:

PCT/IB99/01041

(22) International Filing Date:

7 June 1999 (07.06.99)

(30) Priority Data:

9812742.6

12 June 1998 (12.06.98)

GB

Published

Without international search report and to be republished upon receipt of that report.

(81) Designated States: JP, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

(71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven

(NL).

(71) Applicant (for SE only): PHILIPS AB [SE/SE]; Kottbygatan 7,

Kista, S-164 85 Stockholm (SE).

(72) Inventors: KNAPP, Alan, G.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). BIRD, Neil, C.; Prof. Holstlaan 6,

NL-5656 AA Eindhoven (NL).


(74) Agent: WILLIAMSON, Paul, L.; Prof. Holstlaan 6, NL-5656

AA Eindhoven (NL).

(54) Title: ACTIVE MATRIX ELECTROLUMINESCENT DISPLAY DEVICES

(57) Abstract

An active matrix electroluminescent display device has an array of current-driven electroluminescent display elements (10), for example comprising organic electroluminescent material, whose operations are each controlled by an associated switching means (10) to which a drive signal for determining a desired light output is supplied in a respective address period and which is arranged to drive the display element according to the drive signal following the address period. Each switching means comprises a current mirror circuit (30, 32, 38) in which the same transistor (30) is used to both sense and produce the required drive current for the display element (20) with the gate of the transistor being connected to a storage capacitance (30) on which a voltage determined by the drive signal is stored. This allows variations in transistor characteristics over the array to be compensated and improved uniformity of light outputs from the display elements to be obtained.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

Albania	ES					
	E-3	Spain	LS	Lesotho	Sì	Slovenia
Armenia	FI	Finland	LT	Lithuania	SK .	Slovakia
Austria	FR	France	LU			Senegai Senegai
Australia	GA	Gabon		•		
Azerbaijan	GB	United Kingdom				Swaziland
Bosnia and Herzegovina	GE					Chad
Barbados	GH	Ghana		-		Togo
Belgium	GN	Guinea	*			Tajikistan
Burkina Faso	GR		.,,,,,			Turkmenistan
Bulgaria	HU		BATY.			Turkey
Benin						Trinidad and Tobago
Brazil						Ukraine
Belarus						Uganda
Canada						United States of America
		•				Uzbekistan
	•	•				Viet Nam
						Yugoslavia
					zw	Zimbabwe
	KP					•
	r.					
				Portugal		
				Romania		
		—		Russian Federation		
•				Sudan		
			SE	Sweden		
Estonia	LR	Liberia	8G	Singapore		
	Azerbaijan Bosnia and Herzegovina Barbados Belgium Burkina Faso Bulgaria Benin Brazil	Austria FR Australia GA Azerbaijan GB Bosnia and Herzegovina GE Barbados GH Belgium GN Burkina Faso GR Bulgaria HU Benin IE Brazzi IL Belarus IS Canada IT Central African Republic JP Congo KE Switzerland KG Côte d'Ivoire KP Cameroon China KR Cuba KZ Czech Republic LC Germany LI Denmark LK	Austria FR France Australia GA Gabon Azerbaijan GB United Kingdom Bosnia and Herzegovina GE Georgia Barbados GH Ghana Belgium GN Guinea Burkina Faso GR Greece Bulgaria HU Hungary Benin IE Ireland Brazil IL Israel Belarus IS Iceland Canada IT Italy Central African Republic JP Japan Contral African Kepublic JP Japan Cotte d'Ivoire KP Democratic People's Cameroon China KR Republic of Korea Cuba KZ Kazakstan Czech Republic LC Saint Lucia Germany LI Liechtenstein Denmark CGB Georgia Georgia Georgia Grabon GR Greece Hungary Hu	Austria FR France LU Australia GA Gabon LV Azerbaijan GB United Kingdom MC Bosnia and Herzegovina GE Georgia MD Barbados GH Ghana MG Belgium GN Guinea MK Burkina Faso GR Greece Bulgaria HU Hungary ML Benin IE Ireland MN Brazil IL Israel MR Belarus IS Iceland MW Canada IT Italy MX Central African Republic JP Japan NE Congo KE Kenya NL Switzerland KG Kyrgyzstan NO Côte d'Ivoire KP Democratic People's NZ Cameroon RR Cuba KZ Kazakstan RO Czech Republic LC Saint Lucia RU Germany LI Liechtenstein SD Demmark LK Sri Lanka SE	Austria FR France LU Luxembourg Australia GA Gabon LV Larvia Azerbaijan GB United Kingdom MC Monaco Bosnia and Herzegovina GE Georgia MD Republic of Moldova Barbados GH Ghana MG Madagascar Belgium GN Guinea MK The former Yugoslav Burkina Faso GR Greece Republic of Macedonia Bulgaria HU Hungary ML Mali Benin IE Ireland MN Mongolia Brazil IL Israel MR Mauritania Belarus IS Iceland MW Malawi Canada IT Italy MX Mexico Central African Republic JP Japan NE Niger Congo KE Kenya NL Netherlands Switzerland KG Kytgyzstan NO Norway Côte d'Ivoire KP Democratic People's NZ New Zealand Cameroon Republic of Korea PL Poland China KR Republic of Korea PL Poland Cuba KZ Kazakstan RO Romania Czech Republic LC Saint Lucia RU Russian Federation Germany LI Liechtenstein SD Sudan Demmark LK Sri Lanka SE Sweden	Austria FR France LU Luxembourg SN Australia GA Gabon LV Latvia SZ Azerbaijan GB United Kingdom MC Monaco TD Bosnia and Herzegovina GE Georgia MD Republic of Moldova TG Barbados GH Ghana MG Madagascar TJ Belgium GN Guinea MK The former Yugoslav TM Burkina Faso GR Greece Republic of Macedonia TR Bulgaria HU Hungary ML Mali TT Benin IE Ireland MN Mongolia UA Brazil IL Israel MR Mauritania UG Belarus IS Iceland MW Malawi US Canada IT Italy MX Mexico UZ Central African Republic JP Japan NE Niger VN Congo KE Kenya NL Netherlands YU Switzerland KG Kyrgyzstan NO Norway ZW Côte d'Ivoire KP Democratic People's NZ New Zealand Cameroon Republic of Korea PL Poland China KR Republic of Korea PL Poland China KR Republic Go Korea PT Portugal Ceech Republic LC Saint Lucia RU Russian Federation Germany LI Liechtenstein SD Sudan Demmark LK Sri Lanka SE Sweden

DESCRIPTION

ACTIVE MATRIX ELECTROLUMINESCENT DISPLAY DEVICES

5

This invention relates to active matrix electroluminescent display devices comprising a matrix array of electroluminescent display elements each of which has an associated switching means for controlling the current through the display element, in accordance with an applied drive signal.

10

Matrix display devices employing electroluminescent, light-emitting, display elements are well known. As for the display elements organic thin film electroluminescent elements and light-emitting diodes (LEDs), comprising traditional III-V semiconductor compounds, have been used. In the main, such display devices have been of the passive type in which the electroluminescent 15 display elements are connected between intersecting sets of row and column address lines and addressed in multiplexed fashion. Recent developments in (organic) polymer electroluminescent materials have demonstrated their ability be used practically for video display purposes and the like. 20 Electroluminescent elements using such materials typically comprise one or more layers of a semiconducting conjugated polymer sandwiched between a pair of (anode and cathode) electrodes, one of which is transparent and the other of which is of a material suitable for injecting holes or electrons into the polymer layer. An example of such is described in an article by D. Braun and A. J. Heeger in Applied Physics Letters 58 (18) p.p. 1982-1984 (6th May 1991). By 25 suitable choice of the conjugated polymer chain and side chains, it is possible to adjust the bandgap, electron affinity and the ionisation potential of the polymer. An active layer of such a material can be fabricated using a CVD process or simply by a spin-coating technique using a solution of a soluble conjugated 30 polymer. Through these processes, LEDs and displays with large light-emitting surfaces can be produced.

Organic electroluminescent materials offer advantages in that they are very

10

1. day.

. <u>"</u>

15

20

25

30

efficient and require relatively low (DC) drive voltages. Moreover, in contrast to conventional LCDs, no backlight is required. In a simple matrix display device, the material is provided between sets of row and column address conductors at their intersections thereby forming a row and column array of electroluminescent display elements. By virtue of the diode-like I-V characteristic of the organic electroluminescent display elements, each element is capable of providing both a display and a switching function enabling multiplexed drive operation. However, when driving this simple matrix arrangement on a conventional row at a time scanning basis each display element is driven to emit light for only a small fraction of the overall field time, corresponding to a row address period. In the case of an array having N rows for example, each display element can emit light for a period equal to f/N at most where f is the field period. In order then to obtain a desired mean brightness from the display, it is necessary that the peak brightness produced by each element must be at least N times the required mean brightness and the peak display element current will be at least N times the mean current. The resulting high peak currents cause problems, notably with the more rapid degradation of the display element lifetime and with voltage drops caused along the row address conductors.

One solution to these problems is to incorporate the display elements into an active matrix whereby each display element has an associated switch means which is operable to supply a drive current to the display element so as to maintain its light output for a significantly longer period than the row address period. Thus, for example, each display element circuit is loaded with an analogue (display data) drive signal once per field period in a respective row address period which drive signal is stored and is effective to maintain a required drive current through the display element for a field period until the row of display elements concerned is next addressed. This reduces the peak brightness and the peak current required by each display element by a factor of approximately N for a display with N rows. An example of such an active matrix addressed electroluminescent display device is described in EP-A-0717446. The conventional kind of active matrix circuitry used in LCDs cannot be used with electroluminescent display elements as such display elements need to

and the control of th

10

15

20

25

30

continuously pass current in order to generate light whereas the LC display elements are capacitive and therefore take virtually no current and allow the drive signal voltage to be stored in the capacitance for the whole field period. In the aforementioned publication, each switch means comprises two TFTs (thin film transistors) and a storage capacitor. The anode of the display element is connected to the drain of the second TFT and the first TFT is connected to the gate of the second TFT which is connected also to one side of the capacitor. During a row address period, the first TFT is turned on by means of a row selection (gating) signal and a drive (data) signal is transferred via this TFT to the capacitor. After the removal of the selection signal the first TFT turns off and the voltage stored on the capacitor, constituting a gate voltage for the second TFT, is responsible for operation of the second TFT which is arranged to deliver electrical current to the display element. The gate of the first TFT is connected to a gate line (row conductor) common to all display elements in the same row and the source of the first TFT is connected to a source line (column conductor) common to all display elements in the same column. The drain and source electrodes of the second TFT are connected to the anode of the display element and a ground line which extends parallel to the source line and is common to all display elements in the same column. The other side of the capacitor is also connected to this ground line. The active matrix structure is fabricated on a suitable transparent, insulating, support, for example of glass, using thin film deposition and process technology similar to that used in the manufacture of AMLCDs.

With this arrangement, the drive current for the light-emitting diode display element is determined by a voltage applied to the gate of the second TFT. This current therefore depends strongly on the characteristics of that TFT. Variations in threshold voltage, mobility and dimensions of the TFT will produce unwanted variations in the display element current, and hence its light output. Such variations in the second TFTs associated with display elements over the area of the array, or between different arrays, due, for example, to manufacturing processes, lead to non-uniformity of light outputs from the display elements.

10

15

20

25.

30

It is an object of the present invention to provide an improved active matrix electroluminescent display device.

It is another object of the present invention to provide a display element circuit for an active matrix electroluminescent display device which reduces the effect of variations in the transistor characteristics on the light output of the display elements and hence improves the uniformity of the display.

This objective is achieved in the present invention by using a current mirror circuit for the switching means in which the same transistor is used to both sense and later produce the required drive current for the display element. This allows all variations in transistor characteristics to be compensated.

According to the present invention, there is provided an active matrix electroluminescent display device of the kind described in the opening paragraph, in which the switching means comprises a drive transistor whose first current - carrying terminal is connected to a first supply line, whose second current - carrying terminal is connected via the display element to a second supply line and whose gate is connected to its first current - carrying terminal via a capacitance, which is characterised in that the second current - carrying terminal of the drive transistor is connected to an input terminal for the drive signal and in that a switch device is connected between the second current - carrying terminal and the gate of the transistor which is operable during the application of a drive signal so as to store on the capacitance a gate voltage determined by the drive signal.

The arrangement of the switching means is such that it operates effectively in the manner of a single transistor current mirror circuit wherein the same transistor performs current sampling and current output functions. When the switch device is closed the transistor is diode connected and the input drive signal determines a current flow through the transistor and a consequential gate voltage which is stored on the capacitance. After the switch device opens, the transistor acts as a current source for the display element with the gate voltage determining the current level through the display element, and hence its brightness, which level is thereafter maintained, according to the set value, for

15

20

25

30

and the second and administration of the second of the sec

example until the display element is next addressed. Thus, in a first operating phase, in effect a display element addressing period, an input current is sampled and the transistor gate voltage set accordingly and in a subsequent output phase the transistor operates to draw a current through the display element corresponding to the sampled current. Because in this arrangement the same transistor is used both to sample the input current during the sampling phase and to generate the drive current for the display element during the output phase the display element current is not dependent on the threshold voltage, the mobility, or the exact geometry of the transistor. The aforementioned problems of non-uniformity of light outputs from the display elements over the array is thus overcome.

Preferably, the display elements are arranged in rows and columns, and the switch devices of the switching means for a row of display elements are connected to a respective, common, row address conductor via which a selection (scan) signal for operating the switch devices in that row is supplied. and each row address conductor is arranged to receive a selection signal in turn, whereby the rows of display elements are addressed one at a time in sequence. The drive signals (display data) for the display elements in a column are preferably supplied via a respective column address conductor common to the display elements in the column, there being a further switch device connected between the input terminal of the switching means of a display element and its associated column address conductor which is operable to transfer a drive signal on the column address conductor to the input terminal when the first - mentioned switch device is closed. To this end, the further switch device is preferably connected to the same row address conductor as the first - mentioned switch device and operable simultaneously with that switch device by the selection signal applied to the row address conductor. During the time when the display element is not being addressed, i.e. the output phase, this further switching device serves to isolate the input terminal from the column address conductor.

Preferably the first supply line is shared by all display elements in the same row or column. A respective supply line may be provided for each row or

10

15

20

25

30

column of display elements. Alternatively, a supply line could effectively be shared by all the display elements in the array using, for example, lines extending in the column or row direction and connected together at their ends or by using lines extending in both the column and the row directions and connected together in the form of a grid. The approach selected will depend on the technological details for a given design and fabrication process.

For simplicity, a first supply line which is associated, and shared by, a row of display elements may comprise the row address conductor associated with a different, preferably adjacent, row of display elements via which a selection signal is applied to the switch devices of the switching means of that different row.

The switch devices preferably also comprise transistors and all transistors may conveniently be formed as TFTs on a substrate of glass or other insulating material together with the address conductors using standard thin film deposition and patterning processes as used in the field of active matrix display devices and other large area electronic devices. It is envisaged however, that, the active matrix circuitry of the device may be fabricated using IC technology with a semiconductor substrate.

In order to prevent current flow through the display element during the sampling phase another switch device may be connected between the second current - carrying terminal of the drive transistor and the display element which is operable to isolate the display element from the drive transistor during the sampling phase. This switch device may similarly comprise a switching transistor but of opposite conductivity type to the transistors constituting the other switching devices so that, with its gate connected to the same row address conductor, it operates in complementary fashion. Thus, this transistor may comprise a p - channel device while the first - mentioned and further transistors comprise n - channel devices. Of course, by reversing the polarity of the display element and the polarity of the waveform applied to the row address conductors, the above transistor types can be reversed.

The need for such a complementary - operating switch device can be avoided. In a preferred embodiment a pulse signal is arranged to be applied to

10

15

20

25

30

the first supply line, and thus the first current - carrying electrode of the drive transistor, during the sampling phase which reverse biases the display element, thereby preventing current flow through the display element and ensuring that the drain current through the drive transistor corresponds to the input signal current and that the appropriate gate - source voltage is sampled on the capacitance. In the case of the first supply line comprising a row address conductor associated with an adjacent row of display elements, this pulse is provided separate to the selection signal on that row address conductor and coincident in time with the selection signal on the row address conductor associated with the display element concerned. The amplitude of the pulse required is less than that of the selection signal. Besides reducing the total number of transistors required, the avoidance of a switching transistor connected between the second current - carrying terminal of the driving transistor and the display element simplifies fabrication as the transistors then needed are all of the same polarity type.

Embodiments of active matrix electroluminescent display devices in accordance with the invention will now be described, by way of example, with reference to the accompanying drawings, in which:-

Figure 1 is a simplified schematic diagram of part an embodiment of display device according to the invention;

Figure 2 shows in simple form the equivalent circuit of a typical pixel circuit comprising a display element and its associated control circuitry in the display device of Figure 1;

Figure 3 illustrates a practical realisation of the pixel circuit of Figure 2;

Figure 4 shows a modified form of the pixel circuit; and

The State of the S

Figure 5 shows another modified form of pixel circuit, together with associated drive waveforms for use therewith.

The figures are merely schematic and have not been drawn to scale. The same reference numbers are used throughout the figures to denote the same or similar parts.

10

15

20

25

30

Referring to Figure 1, the active matrix addressed electroluminescent display device comprises a panel having a row and column matrix array of regularly-spaced pixels, denoted by the blocks 10 and comprising electroluminescent display elements together with associated switching means, located at the intersections between crossing sets of row (selection) and column (data) address conductors, or lines, 12 and 14. Only a few pixels are shown in the Figure for simplicity. In practice there may be several hundred rows and columns of pixels. The pixels 10 are addressed via the sets of row and column address conductors by a peripheral drive circuit comprising a row, scanning, driver circuit 16 and a column, data, driver circuit 18 connected to the ends of the respective sets of conductors.

Figure 2 shows in simplified schematic form the circuit of a typical pixel block 10 in the array and is intended to illustrate the basic manner of its operation. A practical implementation of the pixel circuit of Figure 2 is illustrated The electroluminescent display element, referenced at 20, comprises an organic light emitting diode, represented here as a diode element (LED) and comprising a pair of electrodes between which one or more active layers of organic electroluminescent material is sandwiched. The display elements of the array are carried together with the associated active matrix circuitry on one side of an insulating support. Either the cathodes or the anodes of the display elements are formed of transparent conductive material. The support is of transparent material such as glass and the electrodes of the display elements 20 closest to the substrate may consist of a transparent conductive material such as ITO so that light generated by the electroluminescent layer is transmitted through these electrodes and the support so as to be visible to a viewer at the other side of the support. In this particular embodiment, however, the light output is intended to be viewed from above the panel and the display element anodes comprise parts of a continuous ITO layer 22 connected to a potential source and constituting a second supply line common to all display elements in the array and held at a fixed reference potential. The cathodes of the display elements comprise a metal having a low work-function such as calcium or a magnesium : silver alloy. Typically, the

10

15

20

30

thickness of the organic electroluminescent material layer is between 100 nm and 200nm. Typical examples of suitable organic electroluminescent materials which can be used for the elements 20 are described in EP-A-0 717446 to which reference is invited for further information and whose disclosure in this respect is incorporated herein. Electroluminescent materials such as conjugated polymer materials described in WO96/36959 can also be used.

Each display element 20 has an associated switch means which is connected to the row and column conductors 12 and 14 adjacent the display element and which is arranged to operate the display element in accordance with an applied analogue drive (data) signal level that determines the element's drive current, and hence light output (grey-scale). The display data signals are provided by the column driver circuit 18 which acts as a current source. A suitably processed video signal is supplied to this circuit which samples the video signal and applies a current constituting a data signal related to the video information to each of the column conductors in a manner appropriate to row at a time addressing of the array with the operations of the column driver circuit and the scanning row driver circuit being synchronised.

Referring to Figure 2, the switch means comprises a drive transistor 30, more particularly a n - channel FET, whose first current - carrying (source) terminal is connected to a supply line 31 and whose second current - carrying (drain) terminal is connected, via a switch 33, to the cathode of the display element 20. The anode of the display element is connected to a second supply line 34, which in effect is constituted by the continuous electrode layer held at a fixed reference potential. The gate of the transistor 30 is connected to the supply line 31, and hence the source electrode, via a storage capacitance 38 which may be a separately formed capacitor or the intrinsic gate - source capacitance of the transistor. The gate of the transistor 30 is also connected via a switch 32 to its drain terminal.

The transistor circuit operates in the manner of a single transistor current mirror with the same transistor performing both current sampling and current output functions and with the display element 20 acting as the load. An input to this current mirror circuit is provided by an input line 35 which connects to a

10

15

20

25

30

node 36 between the switches 32 and 33, constituting an input terminal, via a further switch 37 which controls the application of an input signal to the node.

Operation of the circuit takes place in two phases. In a first, sampling, phase, corresponding in time to an addressing period, an input signal for determining a required output from the display element is fed into the circuit and a consequential gate - source voltage on the transistor 30 is sampled and stored in the capacitance 38. In a subsequent, output, phase the transistor 30 operates to draw current through the display element 20 according to the level of the stored voltage so as to produce the required output from the display element, as determined by the input signal, which output is maintained for example until the display element is next addressed in a subsequent, new, sampling phase. During both phases it is assumed that the supply lines 31 and 34 are at appropriate, pre-set, potential levels, V1 and V2. The supply line 31 will normally be at ground potential (V1) and the supply line 34 will be at a positive potential (V2).

During the sampling phase, the switches 32 and 37 are closed, which diode - connects the transistor 30, and the switch 33 is open, which isolates the display element load. An input signal, corresponding to the required display element current and denoted here as lin, is driven through the transistor 30 from an external source, e.g. the column driver circuit 18 in Figure 1, via the input line 35, the closed switch 37 and the input terminal 36. Because the transistor 30 is diode - connected by virtue of the closed switch 32, the voltage across the capacitance 38 at the steady state condition will be the gate - source voltage that is required to drive a current lin through the channel of the transistor 30. Having allowed sufficient time for this current to stabilise, the sampling phase is terminated upon the opening of the switches 32 and 37 isolating the input terminal 36 from the input line 35 and isolating the capacitance 38 so that the gate - source voltage, determined in accordance with the input signal lin, is stored in the capacitance 38. The output phase then begins upon the closing of the switch 33 thus connecting the display element cathode to the drain of the transistor 30. The transistor 30 then operates as a current source and a current approximately equal to lin is drawn through the display element 20. The drive

15

20

25

30

current for the display element may differ very slightly from the input current lin because of capacitive coupling due to charge injection effects when switch 32 turns off causing a change in the voltage on capacitance 38 and also because the transistor 30 may not act as a perfect current source as in practice it is likely to have a finite output resistance. Because, however, the same transistor is used to sample lin during the sampling phase and to generate the current during the output phase, the display element current is not dependent on the threshold voltage or the mobility of the transistor 30.

Figure 3 shows a practical embodiment of the pixel circuit of Figure 2 used in the display device of Figure 1. In this, the switches 32, 33 and 37 are each constituted by transistors and these switching transistors, together with the drive transistor 30, are all formed as thin film field effect transistors, TFTs. The input line 35, and the corresponding input lines of all pixel circuits in the same column, are connected to a column address conductor 14 and through this to the column driver circuit 18. The gates of the transistors 32, 33 and 37, and likewise the gates of the corresponding transistors in pixel circuits in the same row, are all connected to the same row address conductor 12. The transistors 32 and 37 comprise n - channel devices and are turned on (closed) by means of a selection (scan) signal in the form of a voltage pulse applied to the row address conductor 12 by the row driver circuit 16. The transistor 33 is of opposite conductivity type, comprising a p - channel device, and operates in complementary fashion to the transistors 32 and 37 so that it turns off (opens) when the transistors 32 and 37 are closed in response to a selection signal on the conductor 12, and vice versa.

The supply line 31 extends as an electrode parallel to the row conductor 12 and is shared by all pixel circuits in the same row. The supply lines 31 of all rows can be connected together at their ends. The supply lines may instead extend in the column direction with each lines then being shared by the display elements in a respective column. Alternatively, supply lines may be provided extending in both the row and column directions and interconnected to form a grid structure.

The array is driven a row at a time in turn with a selection signal being

10

15

20

25

30

applied to each row conductor 12 in sequence. The duration of the selection signal determines a row address period, corresponding to the period of the aforementioned sampling phase. In synchronisation with the selection signals, appropriate input current drive signals, constituting data signals, are applied to the column conductors 14 by the column driver circuit 18 as required for a row at a time addressing so as to set all the display elements in a selected row to their required drive level simultaneously in a row address period with a respective input signals determining the required display outputs from the display elements. Following addressing of a row in this way, the next row of display elements is addressed in like manner. After all rows of display elements have been addressed in a field period the address sequence is repeated in subsequent field periods with the drive current for a given display element, and hence the output, being set in the respective row address period and maintained for a field period until the row of display elements concerned is next addressed.

The matrix structure of the array, comprising the TFTs, the sets of address lines, the storage capacitors (if provided as discrete components), the display element electrodes and their interconnections, is formed using standard thin film processing technology similar to that used in active matrix LCDs which basically involves the deposition and patterning of various thin film layers of conductive, insulating and semiconductive materials on the surface of an insulating support such as glass or plastics material by CVD deposition and photolithographic patterning techniques. An example of such is described in the aforementioned EP-A-0717446. The TFTs may comprise amorphous silicon or polycrystalline silicon TFTs. The organic electroluminescent material layer of the display elements may be formed by vapour deposition or by another suitable known technique, such as spin coating.

The pixel circuit of Figure 3 requires the use of both n and p channel transistors which can complicate the fabrication process. Moreover, this particular circuit requires four transistors and a common electrode whose provision may reduce the effective aperture of the pixel.

Figure 4 illustrates an alternative, modified, form of pixel circuit which avoids the need to use an opposite polarity type transistor. In this circuit the

10

15

20

30

transistor 33 is removed and the input terminal 36 is connected directly to the display element 20. As with the previous circuit there are two phases, sampling and output, in the operation of the current mirror. During the sampling phase. the switching transistors 32 and 37 are closed, through a selection pulse on the associated row conductor 12, which diode - connects the transistor 30. At the same time the supply line 31 is supplied with a positive voltage pulse, rather than remaining at a constant reference potential as before, so that the display element 20 is reverse - biased. In this state, no current can flow through the display element 20 (ignoring small reverse leakage currents) and the drain current of the transistor 30 is equal to the input current lin. In this way, the appropriate gate - source voltage of the transistor 30 is again sampled on the capacitance 38. At the end of the sampling phase, the switching transistors 32 and 37 are turned off (opened) as before and the supply line 31 is returned to its normal level, typically OV. In the subsequent, output, phase, the transistor 30 operates as before as a current source drawing current through the display element at a level determined by the voltage stored on the capacitor 38.

In the embodiment of Figure 4, a supply line 31 connected separately to a potential source may be provided for each row of pixels. During a sampling phase the display elements in the row being addressed are turned off (as a result of pulsing the supply line 31) and if there is effectively only one common supply line in the array which is common to all pixel circuits, i.e. the supply line 31 of one row is part of a continuous line interconnecting all rows of pixel circuits, then all the display elements would be turned off during each sampling phase irrespective of which row is being addressed. This would reduce the duty cycle (the ratio of ON to OFF times) for a display element. Thus, it may be desirable for the supply line 31 associated with a row to be kept separate from the supply lines associated with other rows.

Another alternative form of pixel circuit which reduces the overall number of lines in the row direction is shown schematically in Figure 5, together with typical drive waveforms employed in this embodiment. The pixel circuit depicted is one in the Nth row of the array and in this arrangement the source of the transistor 30 and the side of the capacitance 38 remote from the gate are both

10

15

20

25

30

connected to the next, adjacent, row conductor 14 associated with the (N+1)th row of pixels rather than to a separate, dedicated, supply line 31. Operation of this pixel circuit is basically the same as previously described. The required row drive waveforms applied to the Nth and (N+1)th row conductors 12 (and all other row conductors) differ from those in the previous embodiments. In addition to comprising a low, hold, level V_h which holds the transistors 32 and 37 of the pixel circuits connected thereto in their off (open) state and a selection (gating) pulse V_s which turns those transistors on (closed) and defines a respective row address period (sampling phase), Tr, the waveform applied to each row conductor further includes an intermediate level pulse arranged to reverse bias the display element in similar manner to the pulsing of the supply line 31 in the Figure 4 embodiment. In Figure 5, V_s(N) denotes the selection pulse applied to the Nth row conductor to operate the transistors 32 and 37 of the pixel circuits in that row and V_s (N+1) denotes the selection signal applied to the next, (N+1)th row conductor which, because the rows are addressed in sequence, occurs after the signal $V_s(N)$. The waveform for each row conductor includes a positive pulse, Vr, which precedes the selection signal and is coincident in time with the selection signal applied to the preceding row conductor 12 so that when the pixel circuits in the preceding row, i.e. the Nth row, are addressed upon the application thereto of V_s(N) the positive pulse Vr appearing on the (N+1)th row conductor serves to reverse bias the display elements in the pixel circuits in row N during their sampling phase. The level of Vr is selected so as to provide the desired reverse biasing while being lower than the selection signal V, so as to ensure that the transistors 32 of 37 and the pixels circuits in the next, (N+1)th row are not turned on.

With regard to all the above-described embodiments, it will be appreciated that although the pixel circuits are based on an n-channel transistor 30, the same modes of operation are possible if the polarity of these transistors is reversed, the display element polarity is reversed, and the polarity of the pulses applied to the supply lines 31 row conductors 12 when used are reversed. Where p-type transistors 33 are used, these would become n-type.

There may be technological reasons for preferring one or other

15

20

25

30

er estre ja 4 er

orientation of the diode display elements so that a display device using p-channel transistors is desirable. For example, the material required for the cathode of a display element using organic electroluminescent material would normally have a low work function and typically would comprise a magnesium-based alloy or calcium. Such materials tend to be difficult to pattern photolithographically and hence a continuous layer of such material common to all display elements in the array may be preferred.

It is envisaged that instead of using thin film technology to form the TFTs and capacitors on an insulating substrate, the active matrix circuitry could be fabricated using IC technology on a semiconductor, for example, silicon, substrate. The upper electrodes of the LED display elements provided on this substrate would then be formed of transparent conductive material, e.g. ITO, with the light output of the elements being viewed through these upper electrodes.

It is envisaged also that the switches 32, 33 and 37 need not comprise transistors but may comprise other types of switches, for example, micro-relays or micro-switches.

Although the above embodiments have been described with reference to organic electroluminescent display elements in particular, it will be appreciated that other kinds of electroluminescent display elements comprising electroluminescent material through which current is passed to generate light output may be used instead.

The display device may be a monochrome or multi-colour display device. It will be appreciated that a colour display device may be provided by using different light colour emitting display elements in the array. The different colour emitting display elements may typically be provided in a regular, repeating pattern of, for example, red, green and blue colour light emitting display elements.

In summary, an active matrix electroluminescent display device has an array of current - driven electroluminescent display elements, for example comprising organic electroluminescent material, whose operations are each controlled by an associated switching means to which a drive signal for

determining a desired light output is supplied in a respective address period and which is arranged to drive the display element according to the drive signal following the address period. Each switching means comprises a current mirror circuit in which the same transistor is used to both sense and produce the required drive current for the display element with the gate of the transistor being connected to a storage capacitance on which a voltage determined by the drive signal is stored. This allows variations in transistor characteristics over the array to be compensated and improved uniformity of light outputs from the display elements to be obtained.

From reading the present disclosure, other modifications will be apparent to persons skilled in the art. Such modifications may involve other features which are already known in the field of matrix electroluminescent displays and component parts thereof and which may be used instead of or in addition to features already described herein.

CLAIMS

- 1. An active matrix electroluminescent display device comprising a matrix array of electroluminescent display elements each of which has an associated switching means for controlling the current through the display element in accordance with an applied drive signal and in which the switch means comprises a drive transistor whose first current - carrying terminal is connected to a first supply line, whose second current - carrying terminal is 10 connected via the display element to a second supply line and whose gate is connected to its first current - carrying terminal via a capacitance, characterised in that the second current - carrying terminal of the drive transistor is connected to an input terminal for the drive signal and in that a switch device is connected between the second current - carrying terminal and the gate of the transistor which is operable during the application of a drive signal so as to store a gate 15 voltage on the capacitance determined by the drive signal.
 - 2. An active matrix electroluminescent display device according to Claim 1, characterised in that the display elements are arranged in rows and columns, and the switch devices of the switching means for a row of display elements are connected to a respective, common, row address conductor via which a selection signal for operating the switch devices in that row is supplied, and each row address conductor is arranged to receive a selection signal in turn, whereby the rows of display elements are addressed one at a time in sequence.
 - 3. An active matrix electroluminescent display device according to Claim 2, characterised in that the drive signals for the display elements in a column are supplied via a respective column address conductor common to the display elements in the column, there being a further switch device connected between the input terminal of the switching means of a display element and its associated column address conductor which is operable to transfer a drive

20

25

30

signal on the column address conductor to the input terminal when the first - mentioned switch device is closed.

- 4. An active matrix electroluminescent display device according to 5 Claim 3, characterised in that the further switch device is connected to the same row address conductor as the first - mentioned switch device and operable simultaneously with that switch device by a selection signal applied to the row address conductor.
- 5. An active matrix electroluminescent display device according to any one of Claims 2 to 4, characterised in that the first supply line is shared by all the display elements in the same row or column with a respective supply line being provided for each row or column of display elements.
- 6. An active matrix electroluminescent display device according to Claim 5, characterised in that the first supply line is associated with, and shared by, a row of display elements and comprises the row address conductor associated with a different row of display elements via which a selection signal is applied to the switch devices of the switching means of that different row.

20

25

were the training the state of the state of

- 7. An active matrix electroluminescent display device according to any one of the preceding claims, characterised in that a switch device is connected between the second current carrying terminal of the drive transistor and the display element which is operable to isolate the display element from the drive transistor when the switch device connected between that terminal and the gate of the drive transistor is closed.
- 8. An active matrix electroluminescent display device according to any one of Claims 1 to 6, characterised in that the first supply line is arranged to receive a pulse signal during the application of a drive signal such as to reverse bias the display element.

9. An active matrix electroluminescent display device according to any one of the preceding claims, characterised in that drive transistors and the switch devices comprise thin film transistors carried on an insulating substrate.

1/3





FIG. 1






FIG. 3





FIG. 4





WORLD INTELLECTUAL PROPERTY ORGA International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7: G09G 3/30, G09F 9/33

A3

(11) International Publication Number:

WO 99/65011

(43) International Publication Date:

16 December 1999 (16.12.99)

(21) International Application Number:

PCT/IB99/01041

(22) International Filing Date:

7 June 1999 (07.06.99)

(30) Priority Data:

9812742.6

12 June 1998 (12.06.98)

GB

(71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(71) Applicant (for SE only): PHILIPS AB [SE/SE]; Kottbygatan 7, Kista, S-164 85 Stockholm (SE).

(72) Inventors: KNAPP, Alan, G.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). BIRD, Neil, C.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: WILLIAMSON, Paul, L.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States: JP, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.


(88) Date of publication of the international search report:

9 March 2000 (09.03.00)

(54) Title: ACTIVE MATRIX ELECTROLUMINESCENT DISPLAY DEVICES

(57) Abstract

An active matrix electroluminescent display device has an array of current-driven electroluminescent display elements (10), for example comprising organic electroluminescent material, whose operations are each controlled by an associated switching means (10) to which a drive signal for determining a desired light output is supplied in a respective address period and which is arranged to drive the display element according to the drive signal following the address period. Each switching means comprises a current mirror circuit (30, 32, 38) in which the same transistor (30) is used to both sense and produce the required drive current for the display element (20) with the gate of the transistor being connected to a storage capacitance (30) on which a voltage determined by the drive signal is stored. This allows variations in transistor characteristics over the array to be compensated and improved uniformity of light outputs from the display elements to be obtained.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB.	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	· TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus .	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada .	IT	Italy .	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP.	Democratic People's	NZ	New Zealand		
СМ	Cameroon	•	Republic of Korea	PL	Poland		. •
CN	China	KR	Republic of Korea	PT	Portugal		•
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation	•	•
DE	Germany	L	Liecineustein	SD	Sudan		
DK ·	Denmark	LK	Sri a.w.ka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		
	માં આવે પ્રાપ્યું કુ <u>ર્</u> યાના કેફ્ફોફોલ્ડ		enge da ji danka berine.	7	in a firm of the same of		

BNSDCCID: <WO__9965011A3_I_>

មាល្ខាស់ មេសា ប្រទេសបានប្រជាជ


INTERNATIONAL SEARCH REPORT

International application No.

PCT/IB 99/01041

IPC7: G09G 3/30, G09F 9/33 According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC7: G09G, G09F Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched SE,DK,FI,NO classes as above Electronic data have consulted during the international search (name of data have and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Chicgory* Clasticni of document, with indication, where appropriate, of the relevant passages EP 0717446 A2 (EASTMAN KODAK COMPANY), 19 June 1996 (19.06.96), Cited in the application 1-9 See patent family amea. 1-9 To document pathetication are after the international filing date or printy classification or softer or search or the international filing date or printy classification or softer or search or particular relevance to a state that the international filing date or printy classification or softer or search or s	A. CLASS	SIFICATION OF SUBJECT MATTER		
Minimum documentation searched (classification system followed by classification symbols) IPC7: G09G, G09F Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched SE,DK,FI,NO classes as above Electronic data base consulted during the invernational search (name of data base and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Catation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. A EP 0717446 A2 (EASTMAN KODAK COMPANY), 19 June 1996 (19.06.96), Cited in the application		<u> </u>	onal classification and IPC	
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched SE,DK,FI,NO classes as above Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. 1-9 19 June 1996 (19.06.96), Cited in the application 1-9 **Special categories of sited document.** **A document defining the general date of the art which is not considered to be of parcular relevance to the objection of the continuation of the art which is not considered to be of parcular relevance. Which may shrew dustion on practice of the continuation of the cited occument but published on or after the international filing date: "Fer eiter document but published on or after the international filing date: "In decident which may shrew dustion on practice relevance to the continuation of the cited occument published prior to the memanational filing date but later than the continuation of the international search "To document referring to an oral discount of the international search priority date dismed! Date of the actual completion of the international search 12 January 2000 Name and mailing address of the ISA? Swedish Patent Office Box 5055, 5-102 42 STOCKHOLM			classification symbols)	
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched SE,DK,FI,NO classes as above Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. 1-9 19 June 1996 (19.06.96), Cited in the application 1-9 **Special categories of sited document.** **A document defining the general date of the art which is not considered to be of parcular relevance to the objection of the continuation of the art which is not considered to be of parcular relevance. Which may shrew dustion on practice of the continuation of the cited occument but published on or after the international filing date: "Fer eiter document but published on or after the international filing date: "In decident which may shrew dustion on practice relevance to the continuation of the cited occument published prior to the memanational filing date but later than the continuation of the international search "To document referring to an oral discount of the international search priority date dismed! Date of the actual completion of the international search 12 January 2000 Name and mailing address of the ISA? Swedish Patent Office Box 5055, 5-102 42 STOCKHOLM	TPC7 - 6	snac coat		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. 1-9 Purther documents are listed in the continuation of Box (extent that such documents are included in	the fields searched
C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of ducument, with indication, where appropriate, of the relevant passages Relevant to claim No. EP 0717446 A2 (EASTMAN KODAK COMPANY), 19 June 1996 (19.06.96), Cited in the application	SE,DK,F	I,NO classes as above		
EP 0717446 A2 (EASTMAN KODAK COMPANY), 19 June 1996 (19.06.96), Cited in the application Further documents are listed in the continuation of Box C. Special categories of cited documents ** Special categories of cited documents ** document defining the general state of the art which is not considered to be of paracular relevance ** of countered the production of the continuation of Box C. ** of countered the production of the continuation of Box C. ** of countered defining the general state of the art which is not considered to be of paracular relevance ** of countered the production of the continuation of Box C. ** of countered the production of the continuation of Box C. ** of countered the production of the continuation of Box C. ** of countered the paracular relevance ** of the document the production of the continuation of Box C. ** of countered to paracular relevance the claimed invention cannot be considered to involve an invention of the continuation	Electronic d	ata base consulted during the international search (name o	of data hase and, where practicable, search	terms used)
EP 0717446 A2 (EASTMAN KODAK COMPANY), 19 June 1996 (19.06.96), Cited in the application Further documents are listed in the continuation of Box C. Special categories of cited documents ** Special categories of cited documents ** document defining the general state of the art which is not considered to be of paracular relevance ** of countered the production of the continuation of Box C. ** of countered the production of the continuation of Box C. ** of countered defining the general state of the art which is not considered to be of paracular relevance ** of countered the production of the continuation of Box C. ** of countered the production of the continuation of Box C. ** of countered the production of the continuation of Box C. ** of countered the paracular relevance ** of the document the production of the continuation of Box C. ** of countered to paracular relevance the claimed invention cannot be considered to involve an invention of the continuation				
EP 0717446 A2 (EASTMAN KODAK COMPANY), 19 June 1996 (19.06.96), Cited in the application Further documents are listed in the continuation of Box C. Special categories of cited documents ** Special categories of cited documents ** document defining the general state of the art which is not considered to be of paracular relevance ** of countered the production of the continuation of Box C. ** of countered the production of the continuation of Box C. ** of countered defining the general state of the art which is not considered to be of paracular relevance ** of countered the production of the continuation of Box C. ** of countered the production of the continuation of Box C. ** of countered the production of the continuation of Box C. ** of countered the paracular relevance ** of the document the production of the continuation of Box C. ** of countered to paracular relevance the claimed invention cannot be considered to involve an invention of the continuation				
Further documents are listed in the continuation of Box (Further documents are listed in the continuation of Box (Special categories of cited documents do comment defining the general state of the art which is not considered to be of particular relevance "F" of ancountent which may brive doubt on growing dataful or which is cited to establish the published on or after the international filing date "C" document which may brive doubt on growing dataful or which is cited to establish the published on are all studiours, use, exhibition or other measurements and the principle are considered to involve an inventor special research (as specified accountent) and the published prior to the international state than the principle are documents under the considered to involve an inventor and the considered to involv	C. DOCU	MENTS CONSIDERED TO BE RELEVANT		
Further documents are listed in the continuation of Box (* Special categories of cited documente *A* document defining the general state of the art which is not considered to be of particular relevance *E* enter document but published on or after the international fling date *It document which may throw doubt on priority charm(4) or which is noted to establish the publication date of another citation or other citation or other observed in the priority date charmed in the priority date charmed in the publication date of another citation or other observed in the consideration of the construction of the international scarch in the priority date charmed Date of the actual completion of the international scarch 12 January 2000 Name and mailing address of the ISA: Swedish Patent Office Jan Silfverling/MN	Category*	Gitation of document, with indication, where appr	opriate, of the relevant passages	Relevant to claim No.
• Special categories of cited documente "A" document defining the general state of the art which is not considered to be of particular relevance "E" eriter document but published on or after the international filing date "I." document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document published prior to the international filing date but later than the priority date claimed "Date of the actual completion of the international search Date of the actual completion of the international search 12 January 2000 Name and mailing address of the ISA: Swedish Patent Office Box 5055, S-102 42 STOCKHOLM "I" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention the principle or theory underlying the invention "X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is accombined with one or more other such documents, such combination become of the same patent family Date of mailing of the international search report 19 -01- 2000 Authorized office Box 5055, S-102 42 STOCKHOLM Jan Silfverling/MN	A	EP 0717446 A2 (EASTMAN KODAK COM 19 June 1996 (19.06.96), Cit	PANY), ed in the application	1-9
• Special categories of cited documente "A" document defining the general state of the art which is not considered to be of particular relevance "E" eriter document but published on or after the international filing date "I." document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document published prior to the international filing date but later than the priority date claimed "Date of the actual completion of the international search Date of the actual completion of the international search 12 January 2000 Name and mailing address of the ISA: Swedish Patent Office Box 5055, S-102 42 STOCKHOLM "I" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention the principle or theory underlying the invention "X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is accombined with one or more other such documents, such combination become of the same patent family Date of mailing of the international search report 19 -01- 2000 Authorized office Box 5055, S-102 42 STOCKHOLM Jan Silfverling/MN		·		·
• Special categories of cited documente "A" document defining the general state of the art which is not considered to be of particular relevance "E" eriter document but published on or after the international filing date "I." document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document published prior to the international filing date but later than the priority date claimed "Date of the actual completion of the international search Date of the actual completion of the international search 12 January 2000 Name and mailing address of the ISA: Swedish Patent Office Box 5055, S-102 42 STOCKHOLM "I" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention the principle or theory underlying the invention "X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is accombined with one or more other such documents, such combination become of the same patent family Date of mailing of the international search report 19 -01- 2000 Authorized office Box 5055, S-102 42 STOCKHOLM Jan Silfverling/MN				
• Special categories of cited documente A document defining the general state of the art which is not considered to be of particular relevance For effer document but published on or after the international filing date The document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) To document referring to an oral disclosure, use, exhibition or other means The document published prior to the international filing date but later than the priority date claimed To document published prior to the international search To document referring to an oral disclosure, use, exhibition or other means The document published prior to the international filing date but later than the priority date claimed To document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention To document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation of other same different noted or cannot be considered noted or cannot be consid			•	
A document defining the general state of the art which is not considered to be of particular relevance *E* errier document but published on or after the international filing date *1.* document which may throw doubts on priority claim(s) or which is otted to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date daimed *Date of the actual completion of the international search *Date of the actual completion of the international search *I* document of particular relevance; the claimed invention cannot be considered novel or cannot the considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered in invention cannot he considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot he considered to involve an inventive and invention of the considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed to invention on the considered to involve an inventive step when the document is taken alone *Y* document of particular relevance the claimed to invention on the remarked to involve an inventive step when the document is taken alone *Y* docum	Furti	rer documents are listed in the continuation of Box	C. X See patent family anne	x.
1 9 -01- 2000 12 January 2000 Name and mailing address of the ISA: Swedish Patent Office Box 5055, S-102 42 STOCKHOLM Jan Silfverling/MN	* Special "A" docum to be c "E" critic docum cited to special "O" docum means "P" docum	l categories of cited documents cent defining the general state of the art which is not considered of particular relevance document but published on or after the international filing date tent which may throw doubts on prierity claim(s) or which is o establish the publication date of another citation or other I reason (as specified) tent referring to an oral disclosure, use, exhibition or other tent published prior to the international filing date but later than	"I" later document published after the int date and not in conflict with the applitude the principle or theory underlying the "X" document of particular relevance: the considered novel or cannot be considered novel or cannot be considered to particular relevance: the considered to involve an inventive accombined with one or more other sichering obvious to a person skilled in the	cation but afed to understand invention claimed invention cannot be cred to involve an inventive ic claimed invention cannot be p when the document is the documents, such combination he art
Name and mailing address of the ISA: Swedish Patent Office Box 5055, S-102 42 STOCKHOLM Jan Silfverling/MN	Ì			search report
Facsimile No. + 46 8 666 02 86 Telephone No. + 46 8 782 25 00	Name an Swedish Box 505	d mailing address of the ISA. Patent Office S, S-102 42 STOCKHOLM	Jan Silfverling/MN	

Form PCT/ISA/210 (second sheet) (July 1992)



Information on patent family members

02/12/99 PCT/IB 99/01041

Patent document cited in search report	Publication date		Patent family member(s)	Publication date
EP 0717446 A2	19/06/96	JP US	8234683 A 5684365 A	13/09/96 04/11/97
		·		
	ing the second s			
	*	• • • • •		